Abstract. Electro-Static Discharge (ESD) is critical for the reliability of integrated circuits. Applying ESD model in circuit simulation could help to predict and avoid potential failure caused by ESD. This paper proposes a SPICE macro model for parasitic NPN ESD and related methods for extracting SPICE model parameters. The macro model utilizes the Taylor series to express collector current of NPN transistor under avalanche breakdown, and thus solves the problem of lack of convergence in prior models. The macro model's parameters are obtained by device measurement together with curve fitting. A device with parasitic NPN was fabricated in SMIC with 0.18um BCD process to verify the macro model. Chip tests indicate that the simulation results of the device's macro model exactly match with the real ESD characteristics of the device, which demonstrate the validity of the macro model for parasitic NPN ESD behavior in circuit simulations.
Introduction
ESD (Electro-Static Discharge) is a serious threat to the reliability and yield of integrated circuits. ESD stress currents flowing into internal circuits may cause unrecoverable damage, so it is necessary to provide ESD protection to integrated circuits [1] [2] [3] [4] [5] [6] . At present, ESD stress tests are performed during trial manufacture. If these tests are failed, a conventional approach to response is investigating the cause of the ESD damage and reexamining the design rule and process conditions. Such approach leads to high expense and time waste. Therefore, it is important to predict ESD behavior, potential failure and test damage resistance before trail manufacture. Performing ESD simulation to protection circuits during circuit design and layout is an effective approach for solving the foregoing problem [7, 8] . This paper presents a SPICE macro model for NPN ESD. The SPICE model parameters are extracted based on ESD device measurement. The macro model is verified by experimental data which demonstrates the validity of the macro model for NPN devices in ESD circuit simulations. Fig. 1(a) shows a cross-sectional diagram of a typical parasitic NPN ESD in a BCD process, Fig.  1(b) shows an equivalent circuit of the parasitic NPN ESD, comprising an NPN transistor Q1 and some parasitic elements.
An Equivalent Circuit for a Parasitic NPN ESD
D nws refers to the parasitic diode between the N-well and P-substrate. R sub refers to the parasitic resistor in the P-substrate. R base refers to a total base resistance, equaling to a sum of resistances of the Pbase resistor and contact resistor. R c and R e respectively refer to the parasitic resistor of collector and the parasitic resistor of emitter. The on-resistance R on in the high current linear region after device snapback is approximately complied to the following equation, R on =R c +R e . I aval refers to a controlled current source to represent the hole injection current when the C-B junction is under avalanche breakdown region. Where M is the avalanche multiplication factor [9] n cb
V cb refers to a biased voltage on the C-B junction and BV cb represents a breakdown voltage of C-B junction.
Avalanche Multiplication
Directly applying formula (1) or (2) into prior SPICE simulators returns an incorrect result indicating that a snapback phenomenon emerges. The reason is that when V cb  BV cb, and M∝, the simulating result is lack of convergence. Thus an adjustment to formula (1) is necessary for obtaining a convergent result of SPICE simulation.
According to the Taylor series 2 3 ln (1 ) 2 3
The m could be expressed as
To reduce the calculation work, only the first three series are retained, and the others are approximated as R. 
The multiplication factor M may be measured by determining the charge current flowing across the collector barrier as a function of the collector-base reverse bias voltage V cb under a constant emitter current. According to [10] , And the multiplication factor M could be obtained by measuring I c and I e after avalanche breakdown.
Formula (2) could be expressed as,
is a simple linear relationship. A linear line is obtained as shown in Fig. 2 by measuring M at different V cb , The n and BV cb could be extracted from this linear line shown in Fig. 2 . It could be easily obtained that n=4 and BV cb =15.
The line 1 in Fig. 3 shows an I-V curve depicted according to formula (2) with BV cb =15 and n=4. The value of k 1 and k 2 in formula (9) could be obtained by fitting the I-V curve depicted according to formula (2) . The line 2 in Fig. 3 shows an I-V curve depicted according to formula (9) with BV cb =15, n =4, k 1 =44.01 and k 2 =136.9.
A Macro Model for the Parasitic NPN ESD
The total base resistance could be simply obtained from Ohm's law The diode D nws is configured to provide ESD protection at PS mode. The parameter of diode D nws is extracted on the basis of SPICE diode model. R sub is the sum of the ohmic resistance and the substrate resistance. Fig. 4 shows a schematic sub-circuit diagram based on PSPICE [11] . Compared with the equivalent circuit in Fig. 1(b) , an voltage controlled current source (VCCS) Gaval is utilized to replace the current source Iaval, and a 0V voltage source V1 is utilized to test the collector current of Q1. Table 1 describes a PSPICE syntax macro model. The macro model utilizes the Taylor series shown in formula (10) to express the collector current after avalanche breakdown, and thus solves the problem of lack of convergence in prior models. The measured resistances of R base , R c , R e and R sub are directly incorporated into the model for easier expression.
Simulation Results and Chip Tests
The proposed parasitic NPN ESD was fabricated in SMIC with 0.18um BCD process to verify the macro model. Fig. 5(a) and Fig. 5(b) show comparisons of DC characteristic between results of PSPICE simulation and chip test. Fig. 5(a) shows a linear I-V curve comparison before and after device snapback, while Fig. 5(b) shows a log I-V curve comparison. The two figures demonstrate that the simulation result perfectly matches with practical snapback characteristics, and thus the model could accurately present device snapback. The error between the results of simulation and chip test may attribute to the high order terms of Taylor series omitted in formula (7). 
Conclusion
A SPICE macro model for NPN protection devices is proposed in this paper. The macro model utilizes the Taylor series to express the collector current under avalanche breakdown, and thus solves the problem of lack of convergence in prior models. The model parameters are extracted based on device measurement, and the model accurately matches device's snapback characteristics. The paper also performed an ESD circuit simulation based on the proposed macro model. The simulation results of the macro model exactly match with the results of chip test, and the macro model could be widely used in various parasitic NPN ESD, and it helps to avoid device failures caused by ESD.
